DEEP LEARNING DEPLOYMENT WITH NVIDIA TENSORRT

Ashish Sardana | Deep Learning Solutions Architect



AGENDA

Deep Learning in Production

- Current Approaches
- Deployment Challenges

NVIDIA TensorRT

- Programmable Inference Accelerator
- Performance, Optimizations and Features

Example

 Import, Optimize and Deploy TensorFlow Models with TensorRT

Key Takeaways and Additional Resources

DEEP LEARNING IN PRODUCTION

Speech Recognition

Recommender Systems


Autonomous Driving

Real-time Object Recognition


Robotics

Real-time Language Translation

Many More...



CURRENT DEPLOYMENT WORKFLOW




CUDA, NVIDIA Deep Learning SDK (cuDNN, cuBLAS, NCCL)

CHALLENGES WITH CURRENT APPROACHES

Requirement	Challenges	
High Throughput	Unable to processing high-volume, high-velocity data> Impact: Increased cost (\$, time) per inference	
Low Response Time	 Applications don't deliver real-time results > Impact: Negatively affects user experience (voice recognition, personalized recommendations, real-time object detection) 	
Power and Memory Efficiency	 Inefficient applications Impact: Increased cost (running and cooling), makes deployment infeasible 	
Deployment-Grade Solution	 Research frameworks not designed for production > Impact: Framework overhead and dependencies increases time to solution and affects productivity 	


NVIDIA TENSORRT

Programmable Inference Accelerator




TENSORRT PERFORMANCE

40x Faster CNNs on V100 vs. CPU-Only Under 7ms Latency (ResNet50)



y 140x Faster Language Translation RNNs on V100 vs. CPU-Only Inference (OpenNMT)




Inference throughput (images/sec) on ResNet50. V100 + TensorRT: NVIDIA TensorRT (FP16), batch size 39, Tesla V100-SXM2-16GB, E5-2690 v4@2.60GHz 3.5GHz Turbo (Broadwell) HT On V100 + TensorFlow: Preview of volta optimized TensorFlow (FP16), batch size 2, Tesla V100-PCIE-16GB, E5-2690 v4@2.60GHz 3.5GHz Turbo (Broadwell) HT On. CPU-Only: Intel Xeon-D 1587 Broadwell-E CPU and Intel DL SDK. Score doubled to comprehend Intel's stated claim of 2x performance improvement on Skylake with AVX512. Inference throughput (sentences/sec) on OpenNMT 692M. V100 + TensorRT: NVIDIA TensorRT (FP32), batch size 64, Tesla V100-PCIE-16GB, E5-2690 v4@2.60GHz 3.5GHz Turbo (Broadwell) HT On. V100 + Torch: Torch (FP32), batch size 4, Tesla V100-PCIE-16GB, E5-2690 v4@2.60GHz 3.5GHz Turbo (Broadwell) HT On. CPU-Only: Torch (FP32), batch size 1, Intel E5-2690 v4@2.60GHz 3.5GHz Turbo (Broadwell) HT On




TENSORRT DEPLOYMENT WORKFLOW

Step 1: Optimize trained model



Step 2: Deploy optimized plans with runtime




8 🕺 NVIDIA.


MODEL IMPORTING



Al Researchers

Data Scientists





Example: Importing a TensorFlow model

<pre>import tensorrt as trt import uff from tensorrt.parsers import uffparser C.LOCCER = trt infor ConceleLorgen(trt infor LocCouprity INFO)</pre>
G_LOGGER = trt.infer.ConsoleLogger(trt.infer.LogSeverity.INFO)
<pre>uff_model = uff.from_tensorflow_frozen_model("frozen_model.pb",</pre>
<pre>parser = uffparser.create_uff_parser() parser.register_input("input_1", (3,224,224),0) parser.register_output("dense_2/Softmax")</pre>
<pre>engine = trt.utils.uff_to_trt_engine (G_LOGGER,</pre>
<pre>runtime = trt.infer.create_infer_runtime(G_LOGGER) context = engine.create_execution_context()</pre>

developer.nvidia.com/tensorrt


TENSORRT LAYERS

Step 1: Optimize trained model

Built-in Layer Support


Convolution


- LSTM and GRU
- Activation: ReLU, tanh, sigmoid
- Pooling: max and average
- Scaling
- Element wise operations
- LRN
- Fully-connected
- SoftMax
- Deconvolution



Custom Layer API

TENSORRT OPTIMIZATIONS





Layer & Tensor Fusion



Weights & Activation Precision Calibration



Kernel Auto-Tuning




Dynamic Tensor Memory

- > Optimizations are completely automatic
- Performed with a single function call


13	13 □engine = trt.utils.uff to trt engine(G LOGGER,		
14	uff_model,		
15	parser,		
16	INFERENCE_BATCH_SIZE,		
17	1<<20,		
18	trt.infer.DataType.FLOAT)		
19			









Un-Optimized Network



TensorRT Optimized Network








- Vertical Fusion
- Horizonal Fusion
- Layer Elimination


Network	Layers before	Layers after
VGG19	43	27
Inception V3	309	113
ResNet-152	670	159

TensorRT Optimized Network



P

FP16, INT8 PRECISION CALIBRATION




recision	Dynamic Range	
FP32	$-3.4 \times 10^{38} \sim +3.4 \times 10^{38}$	Training precision
FP16	-65504 ~ +65504	No calibration required
INT8	-128 ~ +127	Requires calibration

Precision calibration for INT8 inference:


- Minimizes information loss between FP32 and INT8 inference on a calibration dataset
- Completely automatic

Reduced Precision Inference Performance (ResNet50)





FP16, INT8 PRECISION CALIBRATION




	FP32 Top 1	INT8 Top 1	Difference
Googlenet	68.87 %	68.49 %	0.38%
VGG	68.56 %	68.45 %	0.11%
Resnet-50	73.11%	72.54%	0.57%
Resnet-152	75.18%	74.56%	0.61%


Precision calibration for INT8 inference:

- Minimizes information loss between FP32 and INT8 inference on a calibration dataset
- Completely automatic

Reduced Precision Inference Performance (ResNet50)



KERNEL AUTO-TUNING DYNAMIC TENSOR MEMORY





Tesla V100



Jetson TX2




Drive PX2

Multiple parameters:

Batch size

. . .

- Input dimensions
- Filter dimensions






Dynamic Tensor Memory


- Reduces memory footprint and improves memory re-use
- Manages memory allocation for each tensor only for the duration of its usage

TENSORRT DEPLOYMENT WORKFLOW

Step 1: Optimize trained model



Step 2: Deploy optimized plans with runtime






EXAMPLE: DEPLOYING TENSORFLOW MODELS WITH TENSORRT

Import, optimize and deploy TensorFlow models using TensorRT python API

Steps:

- Start with a frozen TensorFlow model
- Create a model parser
- Optimize model and create a runtime engine
- Perform inference using the optimized runtime engine




7 STEPS TO DEPLOYMENT WITH TENSORRT

```
uff model = uff.from tensorflow frozen model("frozen model file.pb",
                                              OUTPUT LAYERS)
parser = uffparser.create uff parser()
parser.register input(INPUT LAYERS[0], (INPUT C,INPUT H,INPUT W),0)
parser.register output(OUTPUT LAYERS[0])
engine = trt.utils.uff to trt engine(G LOGGER,
                                     uff model,
                                     parser,
                                     INFERENCE BATCH SIZE,
                                     1<<20,
                                     trt.infer.DataType.FLOAT)
trt.utils.write engine to file(save path, engine.serialize())
engine = Engine(PLAN=plan,
                postprocessors={"output layer name":post processing function})
result = engine single.infer(image)
```

Step 1: Convert trained model into TensorRT format **Step 2:** Create a model parser **Step 3:** Register inputs and outputs Step 4: Optimize model and create a runtime engine **Step 5:** Serialize optimized engine **Step 6:** De-serialize engine **Step 7:** Perform inference

RECAP: DEPLOYMENT WORKFLOW

Step 1: Optimize trained model



TensorRT Runtime Engine

20 📀 nvidia

CHALLENGES ADDRESSED BY TENSORRT

Requirement	TensorRT Delivers
High Throughput	 Maximizes inference performance on NVIDIA GPUs INT8, FP16 Precision Calibration, Layer & Tensor Fusion, Kernel Auto-Tuning
Low Response Time	 Up to 40x Faster than CPU-Only inference and 18x faster inference of TensorFlow models Under 7ms real-time latency
Power and Memory Efficiency	 Performs target specific optimizations Platform specific kernels for Embedded (Jetson), Datacenter (Tesla GPUs) and Automotive (DrivePX) Dynamic Tensor Memory management improves memory re-use
Deployment-Grade Solution	 Designed for production environments No framework overhead, minimal dependencies Multiple frameworks, Network Definition API C++, Python API, Customer Layer API

TENSORRT PRODUCTION USE CASES

"NVIDIA's AI platform, using TensorRT software on Tesla GPUs, is the best technology on the market to support SAP's requirements for inferencing. TensorRT and NVIDIA GPUs changed our business model from an offline, next-day service to real-time. We have maximum AI performance and versatility to meet our customers' needs, while substantially reducing energy requirements."

Source: JUERGEN MUELLER, SAP Chief Innovation Officer

"Real-time execution is very important for self-driving cars. Developing state of the art perception algorithms normally requires a painful trade-off between speed and accuracy, but **TensorRT brought our ResNet-151 inference time down from 250ms to 89ms.**"

Source: Drew Gray - Director of Engineering, UBER ATG

"TensorRT is a real game changer. Not only does TensorRT make model deployment a snap but the resulting speed up is incredible: out of the box, BodySLAM[™], our human pose estimation engine, now runs over **two times faster than using CAFFE GPU inferencing."**

Source: Paul Kruszewski, CEO - WRNCH




Advanced Technologies Group

UBER


wrnch

TENSORRT KEY TAKEAWAYS


- Generate optimized, deployment-ready runtime engines for low latency inference
- Import models trained using Caffe or TensorFlow or use Network Definition API
- Deploy in FP32 or reduced precision INT8, FP16 for higher throughput
- Optimize frequently used layers and integrate user defined custom layers



NVIDIA TENSORRT 5 RC NOW AVAILABLE Volta TensorCore • TensorFlow Importer • Python API



3.7x faster inference on Tesla V100 vs. Tesla P100 under 7ms real-time latency



Improved productivity with **easy to use** Python API for data science workflows

Python API

Python API

TensorRT

Free download to members of NVIDIA Developer Program developer.nvidia.com/tensorrt

LEARN MORE

PRODUCT PAGE

developer.nvidia.com/tensorrt


Invidia ACCELERATED COMPUTING Downloads Training Ecosyst	tem Forums Q Join Logi
NVIDIA TensorRT Programmable Inference Accelerator	
ome > ComputeWorks > Deep Learning > Software > NVIDIATensorRT	
VIDIA TensorR™ is a high-performance deep learning ference optimizer and runtime that delivers low	Accelerated Computing - Training
tency, high-throughput inference for deep learning uplications. TensorRT can be used to rapidly optimize,	CUDA GPUs
lidate, and deploy trained neural networks for [Click to Zoom] ference to hyperscale data centers, embedded, or [Click to Zoom]	Tools & Ecosystem
utomotive product platforms. evelopers can use TensorRT to deliver fast inference using INT8 or FP16 optimized precis:	OpenACC: More Science Less ion that Programming
gnificantly reduces latency, as demanded by real-time services such as streaming video rtegorization on the cloud or object detection and segmentation on embedded and automo	CUDA FAQ
atforms. With TensorRT developers can focus on developing novel AI-powered application ther than performance tuning for inference deployment. TensorRT runtime ensures optin ference performance that can meet the most demanding latency and throughput requirer	nal GPU Computing
Vhat's New in TensorRT 3?	NVIDIA HPC Developer
ensorRT3 is the key to unlocking optimal inference 1.7x Faster inference on V100 vs. Pro	In a week, register for our #webinar t deep dive into #deeplearming deployr workflow w/ TensorRT; nvda ws/2g88

throughput in under 7ms real-time latency vs. CPU-Only

inference.

DOCUMENTATION

docs.nvidia.com/deeplearning/sdk



TRAINING

nvidia.com/dli



